AI芯片系列
博客
eyeriss
-
eyeriss-v1
“Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks” has been accepted for publication in the Journal of Solid-State Circuits (JSSC) Special Issue on the 2016 International Solid State Circuits Conference (ISSCC)
特点:注重于能效的提升,数据的复用,算力相对不高;
多以数据流驱动的执行模式,并不是以控制流决定的数据流模式 -
eyeriss-v2
特点:引入了2D mesh的NOC结构,更好的体现数据和权重的重用性;
增加了对权重和数据的压缩处理,用来支持稀疏矩阵的运算。
Neural-Networks-on-Silicon
-
DNA
" Deep convolutional neural network architecture with reconfigurable computation patterns",tubingfeng(ISSCC) -
RANA
“RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM”,tubingfeng(ISCA18)
Hardware Accelerators (CS 217)
专栏
于2020/4/15更新
欢迎关注公众号“芯设计”